[1]
A. Ferrerón Labari, D. Suárez Gracia, and V. Viñals Yúfera, “Efficient Instruction and Data Caching for High Performance Embedded Processors”, Jorn. jovenes investig. I3A, p. 9, May 2012, doi: 10.26754/jji-i3a.201201788.